Abstract-
I. INTRODUCTION
Since introduced in 1981 [1] , the multi-level inverters have been established themselves as the industry choice for the medium voltage, high power variable speed applications. Out of the various multi-level inverter configurations proposed in the literature, the conventional three-level neutral point clamped topology is the most favored one. The three-level neutral point clamped inverters require two separate DC link power supplies of half the voltage ratings as compared to the two-level inverters. The better solution is to use the single power supply of the same voltage rating along with a pair of capacitors to split the DC Link. The load current drawn from the mid point of the DC rail leads to the charging/discharging of the DC link capacitors [2] . The phase voltage generated across the machine phase with unbalanced DC links contains even harmonics, which may cause damaging effects to the machine because of current harmonics, torque pulsations and increased machine losses [2] . During the unbalanced load conditions or dynamic conditions, the neutral point voltage may deviate from the normal balanced state and in the worst case, one capacitor may get fully charged to full DC link voltage. This doubles the stress on the switching devices (which are rated only for half the DC Link Voltage), and it may result in permanent damage to the switching device. The neutral-point voltage-balancing problem is discussed at length in the literature [2] - [9] . Different control schemes are presented and their operation has been demonstrated during steady state as well as dynamic conditions of the load (Induction Motor) connected to the inverter. The dependence of the neural point voltage variation on the system parameters like load currents, load power factor, DC Link capacitors etc., have been extensively studied for three-level NPC inverter [3] - [6] . The effect of the zero sequence voltage on the neutral point variation is established in [3] and the theoretical minimum capacity of the capacitors required for neutral point balancing is also studied [3] . The neutral point balancing schemes, for the three-level neutral point clamped inverter, are based on effective use of the redundant switching states of the inverter voltage vectors. The redundant switching states are used alternately such that the neutral point voltage unbalance caused by the first switching state combination is compensated by another state, thus, bringing the total unbalance, in one switching cycle, to zero [2] [5] [8] . But only few inverter voltage vectors have redundancy of the switching combinations and thus limits the neutral point balancing capability of the three-level NPC inverter [3] [5] [6] . A neutral point voltage control scheme is presented in [5] , where a DC offset voltage is added to the modulating signals before comparing with the carriers. Adding the DC offset in such manner does not change the effective voltage across the machine phases, but results in the change in the average current drawn from middle rail of the DC Link. A control strategy is proposed to maintain this average current to minimum, which results in minimum deviation in the neutral point potential [5] . The neutral point balancing scheme is presented in [9] , where the time durations of the various inverter vectors in the switching interval is determined such that the total error in the capacitor voltages is less than the threshold limit. The time intervals for initial and end inverter switching vectors are thus not equal and the PWM implemented in this way is no longer a SVPWM. This paper presents a DC Link capacitor voltage balancing scheme for a three-level inverter configuration with common mode voltage elimination for open end winding induction motor. An open end winding induction motor is fed from two three-level inverters from either side [11] , where each three-level inverter is a cascaded combination of two two-level inverters [12] . The resultant voltage space vectors of the inverter configuration are equivalent to a conventional five-level inverter [11] . The individual two-level inverters are fed from separate DC links, isolated from each other, to avoid the flow of common mode currents in the phase windings [11] . When only those inverter voltage vectors, which do not generate common mode voltage across motor phase, are used for inverter switching, the resultant voltage vectors are similar to a three-level inverter [14] . The DC links of each three-level inverter can be then connected together, and it requires only two isolated power supplies. The proposed inverter generates zero common mode voltage in the machine phase voltage as well as inverter pole voltages [14] . [13] . The experimental studies are carried out on a laboratory prototype with 1.5 kW open-end windings induction motor drive and the experimental results are presented. Fig. 1 shows the proposed three-level inverter configuration. An induction motor with open-end windings is fed from both ends using two three-level inverters. The individual three-level inverters are formed by cascading two two-level inverters [14] . The combinations of switching states from the three-level inverters, with zero common mode voltage, for the proposed drive are shown in Fig. 2 [14] . The first switching state in each pair corresponds to switching state of inverter-A, while second one corresponds to switching state of inverter-B (Fig 2) . Thus appropriate selection of switching states of individual three-level inverters, results into the common mode voltage totally eliminated from the inverter pole voltages, and the phase windings of the induction motor.
II. THE THREE-LEVEL INVERTER SCHEME WITH COMMON -MODE VOLTAGE ELIMINATION FOR AN OPEN-END WINDING INDUCTION MOTOR

III. ANALYSIS OF DC-LINK CAPACITOR VOLTAGE UNBALANCE FOR PROPOSED THREE-LEVEL INVERTER CONFIGURATION
As long as the motor current is supplied from top or bottom rail of the DC link, the capacitor voltage remains balanced. Any tendency of the loads to draw the current through the mid-point of DC link will result in the unbalance of the Each leg of individual three-level inverter can modeled as a three pole switch, connected to negative, mid-point and positive bus of the DC link respectively, as shown in Fig. 3a .
The equivalent switch can assume values equal to 1, 2 or 3, which means that the pole of the switch is connected to bottom, middle or top DC link respectively. The motor currents are denoted as a i , b i and c i while the total current drawn by the inverter from the bottom, middle and top rails of the DC link are denoted as 1 i , 2 i and 3 i respectively. The Inverter-A input currents are referred as 1A i , 2 A i , 3 A i and inverter-B input currents are referred as 1B i , 2B i , 3B i ,as shown in Fig. 3b . The inverter pole voltage with respect to negative DC rail, for inverter-A, can be expressed in terms of capacitor voltages as
The inverter-induction motor system model Similarly expression can be written for pole voltages of inverter-B, 
S are the switching functions defined for poles of inverter-A and inverter-B respectively and can take any value from 1, 2 or 3 [10] . The currents drawn from the DC Link nodes can be represented in terms of the motor currents as shown in (3) for inverter-A and in (4) for inverter-B respectively. 
Now the total current drawn from the DC link is the sum of the two inverter currents. Therefore,
For a three wire load, 
The current flowing through the capacitors is given by
The currents flowing through capacitors is directly related to the voltage across the devices and the relationship is given by
Let C v ∆ be the change in the capacitor voltage, 
IV. SPACE VECTOR COMBINATIONS AND THEIR EFFECT ON
DC LINK CAPACITOR VOLTAGES The inverter voltage vector locations are divided into four main groups (Fig. 2) (Fig. 4) (Fig. 4) . Each voltage vector combination has a charging/discharging effect on the DC link capacitors C1 and C2 as summarized in Table 1 . The inverter vector belonging to USV and LSV groups have large effect on the DC link capacitor voltage balance as the current drawn from the middle node of the DC link is significant. The inverter voltage vectors belonging to USV group have charging effect on bottom DC link capacitor-C1 and discharging effect of top DC Link capacitor. On the contrary, inverter voltage vectors belonging to LSV group have charging effect on top DC link capacitor-C2 and discharging effect of bottom DC link capacitor-C1. Comparatively, when the NSV vectors are used for inverter switching, only the difference between the current, drawn by the phase connected to top capacitor and the current drawn by the phase connected to bottom capacitor, will be drawn from middle node of the DC Link. Thus NSV vectors will have less effect on the capacitor voltage balance as compared to USV and LSV vectors. Each middle voltage vector locations (Fig.  2) have two different combinations of three-level inverter voltage vectors (Fig. 2 ). There exists a similarity between the middle voltage vectors (MV) and normal small voltage vectors (NSV). In both, one phase winding is connected across the each DC link capacitor. While both differ in the way, the third winding is connected to the DC Link capacitors. In middle voltage vectors (MV) the third winding is directly connected across the DC link while in normal small voltage vectors (NSV) the third winding is short circuited at mid-point of DC link and thus does not have any effect on the capacitor voltages. The middle voltage vectors (MV) have same effect as the inverter vectors belonging to normal small voltage vectors (NSV) group. The large voltage vector group is characterized by connection of any two phase winding across the DC link while the third winding is short circuited at DC link mid-point. As the phase windings are directly connected across the DC link, this inverter voltage vectors belonging to this group has no effect on the capacitor voltages.
V. DC LINK CAPACITOR VOLTAGE BALANCING SCHEME
The inverter voltage vectors belonging to ZV, NSV, MV and LV can be used effectively to maintain the voltage balance across the DC Link capacitors. The input to the voltagebalancing scheme can be either the difference in the capacitor voltages, C v ∆ or the load current drawn from middle node, 2 i as the voltage unbalance can be determined from the 2 i , given by (14) . Thus, a single front-end rectifier can be used, with two capacitors for splitting the DC link. The power schematic of the overall system is shown in Fig. 1 .
A.
Open loop DC Link capacitor balancing scheme Each inverter vector locations from groups NSV and MV have two switching combinations. The basic difference in each of these two combinations is that, the phase winding which is connected across top capacitor in one switching combination, gets connected across bottom capacitor, for the other switching combination (Fig. 5) . (Fig. 2) , are shown in Fig. 6 (a) ( Table-2 ). Similarly the inverter switching combinations can be selected for inner sectors also. For example, the inverter switching combinations selected for the sector, formed by inverter voltage vector combinations at 0-A'-B' locations ( Fig. 2) , are as shown in Fig. 6(b) . 0+-, 000 000, 0-+ C' -+0, 000 000, +-0 D' -0+, 000 000, +0-E' 0-+, 000 000, 0+-F' +-0, 000
B. Hysteresis controller based closed loop DC Link voltage balancing scheme
The voltage-balancing scheme implemented in the above manner can balance the DC link capacitor voltage. Still a gradual deviation in the DC link voltages is observed. The possible reasons for this are, use of the asynchronous PWM, the unequal time durations of the MV and NSV inverter vectors in consecutive switching intervals, unbalanced load currents etc. As discussed in the pervious section, the switching combinations belonging to USV and LSV group have characteristic features of charging lower and upper capacitors respectively. The inverter vectors belonging to this group can be effectively used to charge the capacitor. Thus, if the difference in the DC Link voltage C v ∆ is monitored, the switching combinations from USV or LSV groups can be selected to bring back the deviation in the capacitor voltage to zero. The overall block schematic of the hysteresis controller based closed loop voltage balancing scheme is shown in Fig.  9 . A simple three-level inverter PWM algorithm is used for PWM generation, which is based only on the instantaneous amplitudes of reference phase voltages [13] . The output of the hysteresis controller along with SEQ signal is used to select the appropriate value of signal 'state', an input signal to the digital logic. Depending upon the status of signal 'state', the inverter switching combinations to be switched for various inverter vector locations (generated by PWM modulator) are selected. 
VI. DC LINK CAPACITOR VOLTAGE BALANCING IN OVER-MODULATION AND 12-STEP MODE
In over-modulation range, the capacitor voltage balance is entirely due to the MV vectors, and the SV vectors are switched for less time duration. Fig. 12 shows the simulation results when the system is driven in the over-modulation region. The extreme case is the 12-step operation, wherein the inverter vectors from the SV group are not switched at all. In 12-step mode, the controller cannot bring back the unbalanced system to steady state, as the SV vectors are not switched at all. Fig. 13 shows the simulation results when the command is increased to drive the system into 12-step mode. The capacitor voltage balancing scheme is disabled, and the capacitor voltages immediately gets disturbed and divert from normal balanced state. The only way to obtain the capacitor voltage balance is to reduce the modulation index momentarily. This allows the switching of the inverter vectors belonging to SV group and the DC link voltage is brought back the balanced state as shown in Fig. 13 . The momentary reduction in modulation index can be allowed for small time interval rather than continuing to work with unbalanced DC link voltages. 
VII. EXPERIMENTAL RESULTS AND DISCUSSION
The proposed scheme is tested on a 1.5 KW three-phase induction motor drive with V/f control for different modulation indices covering the entire speed range. The hysteresis controller based closed loop DC link capacitor voltage balancing scheme is implemented using TMS320F24 processor and PALCE22V10 devices. The controller schematic is as shown in Fig. 9 . The pole voltage, phase voltage and phase current waveforms for inverter operation in outer layer and in over-modulation is shown in Fig. 14 
